Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_45_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3546 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4081 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4612 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
5144 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c344 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3502 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4031 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
5081 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3546 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4081 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4612 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
5143 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6880 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6880 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c344 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3502 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4031 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
5081 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6880 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
2901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
3929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
4949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_45_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6880 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3198 #define REG_TC_HDGEN_BK1_45_H _PK_H_(0x1, 0x45) macro