Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_44_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3544 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4610 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
5142 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1396 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
2971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3500 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4029 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4554 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
5079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3544 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4610 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
5141 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
2899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
4947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6878 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
2899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
4947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6878 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1396 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
2971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3500 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4029 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4554 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
5079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
2899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
4947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6878 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
1879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
2389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
2899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
3927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x00/*ALL*/, },
4437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
4947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_44_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6878 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3196 #define REG_TC_HDGEN_BK1_44_H _PK_H_(0x1, 0x44) macro