Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_43_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3007 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3542 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4077 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4608 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
5140 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
2969 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
3498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4027 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4552 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
5077 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3007 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3542 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4077 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4608 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
5139 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6876 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6876 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
2969 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
3498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4027 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4552 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
5077 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6876 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
1877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
2897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
3925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
4945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_43_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6876 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3194 #define REG_TC_HDGEN_BK1_43_H _PK_H_(0x1, 0x43) macro