Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_3C_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2991 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3526 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4061 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4592 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
5124 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4536 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
5061 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2991 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3526 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4061 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4592 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
5123 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6862 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6862 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4536 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
5061 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6862 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
1351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x12/*ALL*/, },
1861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
2881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
3909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
4929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6862 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3180 #define REG_TC_HDGEN_BK1_3C_H _PK_H_(0x1, 0x3C) macro