Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_3A_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3522 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4057 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4588 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
5120 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4007 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4532 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
5057 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3522 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4057 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4588 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
5119 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6858 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6858 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4007 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4532 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
5057 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6858 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
1857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
2877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
3905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
4925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_3A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6858 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3176 #define REG_TC_HDGEN_BK1_3A_H _PK_H_(0x1, 0x3A) macro