Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_39_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c325 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
856 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3519 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4054 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4585 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
5117 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
5054 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c325 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
856 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3519 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4054 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4585 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
5116 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
830 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1344 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1854 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
3902 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6855 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
830 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1344 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1854 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
3902 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6855 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
5054 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
830 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1344 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1854 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
3902 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6855 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3e/*ALL*/, },
830 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x74/*ALL*/, },
1344 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x2b/*ALL*/, },
1854 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x4f/*ALL*/, },
2364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
2874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x38/*ALL*/, },
3388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
3902 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
4922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6855 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3173 #define REG_TC_HDGEN_BK1_39_L _PK_L_(0x1, 0x39) macro