Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_39_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4586 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
5118 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4530 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
5055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4586 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
5117 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6856 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6856 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4530 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
5055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6856 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
2875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
3903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
4923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_39_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6856 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3174 #define REG_TC_HDGEN_BK1_39_H _PK_H_(0x1, 0x39) macro