Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_38_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1390 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3518 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4053 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4584 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
5116 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4528 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
5053 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1390 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3518 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4053 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4584 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
5115 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6854 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6854 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4528 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
5053 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6854 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
2873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
3901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
4921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6854 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3172 #define REG_TC_HDGEN_BK1_38_H _PK_H_(0x1, 0x38) macro