Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_36_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4049 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4580 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
5112 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1366 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3999 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4524 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
5049 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4049 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4580 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
5111 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6850 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6850 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1366 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3999 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4524 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
5049 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6850 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
1849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
2869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
3897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
4917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_36_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6850 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3168 #define REG_TC_HDGEN_BK1_36_H _PK_H_(0x1, 0x36) macro