Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_35_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
848 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x74/*ALL*/, },
1383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3511 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4046 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4577 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
5109 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x7f/*ALL*/, },
1363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1888 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3467 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
3996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4521 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
5046 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
848 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x74/*ALL*/, },
1383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3511 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4046 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4577 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
5108 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x74/*ALL*/, },
1336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
3894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6847 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x74/*ALL*/, },
1336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
3894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6847 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x7f/*ALL*/, },
1363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1888 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3467 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
3996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4521 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
5046 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x74/*ALL*/, },
1336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
3894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6847 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3e/*ALL*/, },
822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x74/*ALL*/, },
1336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x2b/*ALL*/, },
1846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x4f/*ALL*/, },
2356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
2866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x38/*ALL*/, },
3380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
3894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
4914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_35_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6847 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3165 #define REG_TC_HDGEN_BK1_35_L _PK_L_(0x1, 0x35) macro