Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_34_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x74/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3509 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4044 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4575 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
5107 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
832 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x7f/*ALL*/, },
1361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3465 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
3994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4519 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
5044 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x74/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3509 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4044 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4575 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
5106 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x74/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
3892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6845 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x74/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
3892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6845 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
832 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x7f/*ALL*/, },
1361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3465 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
3994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4519 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
5044 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x74/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
3892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6845 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3e/*ALL*/, },
820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x74/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x2b/*ALL*/, },
1844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x4f/*ALL*/, },
2354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
2864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x38/*ALL*/, },
3378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
3892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
4912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6845 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3163 #define REG_TC_HDGEN_BK1_34_L _PK_L_(0x1, 0x34) macro