Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_34_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2975 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4045 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4576 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
5108 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
5045 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2975 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4045 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4576 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
5107 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6846 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6846 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
5045 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6846 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
1845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
2865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
3893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
4913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_34_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6846 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3164 #define REG_TC_HDGEN_BK1_34_H _PK_H_(0x1, 0x34) macro