Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_33_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4574 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
5106 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4518 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
5043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4574 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
5105 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6844 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6844 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4518 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
5043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6844 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
1843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
2863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
3891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
4911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_33_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6844 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3162 #define REG_TC_HDGEN_BK1_33_H _PK_H_(0x1, 0x33) macro