Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_32_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2440 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4572 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
5104 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3991 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4516 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
5041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2440 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4572 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
5103 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6842 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6842 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3991 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4516 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
5041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6842 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
1841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
2861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
3889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
4909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_32_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6842 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3160 #define REG_TC_HDGEN_BK1_32_H _PK_H_(0x1, 0x32) macro