Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_31_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2969 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4570 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
5102 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
5039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2969 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4570 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
5101 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1839 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6840 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1839 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6840 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
5039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1839 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6840 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
1839 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
2859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
3887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
4907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_31_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6840 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3158 #define REG_TC_HDGEN_BK1_31_H _PK_H_(0x1, 0x31) macro