Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_2D_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1368 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3496 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4031 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4562 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
5094 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
5031 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1368 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3496 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4031 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4562 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
5093 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6832 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6832 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
5031 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6832 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
1831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
2851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
3879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
4899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2D_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6832 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3150 #define REG_TC_HDGEN_BK1_2D_H _PK_H_(0x1, 0x2D) macro