Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_2C_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
830 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4028 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4559 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
5091 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
5028 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
830 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4028 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4559 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
5090 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2848 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3876 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6829 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2848 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3876 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6829 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
5028 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2848 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3876 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6829 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
1828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
2848 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
3876 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
4896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2C_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6829 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3147 #define REG_TC_HDGEN_BK1_2C_L _PK_L_(0x1, 0x2C) macro