Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_2B_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3491 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4026 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4557 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
5089 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1868 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4501 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
5026 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3491 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4026 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4557 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
5088 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6827 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6827 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1868 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4501 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
5026 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6827 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
1826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
2846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
3874 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
4894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2B_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6827 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3145 #define REG_TC_HDGEN_BK1_2B_L _PK_L_(0x1, 0x2B) macro