Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_2A_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3489 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4024 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4555 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
5087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
812 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4499 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
5024 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3489 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4024 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4555 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
5086 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c290 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
800 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1824 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6825 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c290 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
800 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1824 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6825 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
812 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4499 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
5024 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c290 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
800 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1824 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6825 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c290 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
800 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
1824 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
2844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
3872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
4892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6825 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3143 #define REG_TC_HDGEN_BK1_2A_L _PK_L_(0x1, 0x2A) macro