Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_2A_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c296 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3490 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4025 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
5088 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3975 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4500 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
5025 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c296 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3490 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4025 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
5087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6826 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6826 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3975 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4500 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
5025 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6826 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
1825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
2845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
3873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
4893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6826 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3144 #define REG_TC_HDGEN_BK1_2A_H _PK_H_(0x1, 0x2A) macro