Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_29_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
824 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2952 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3487 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4022 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4553 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
5085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
810 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3972 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4497 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
5022 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
824 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2952 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3487 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4022 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4553 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
5084 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6823 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6823 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
810 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3972 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4497 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
5022 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6823 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
1822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
2842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
3870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
4890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_L), 0xFF, 0x2c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6823 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3141 #define REG_TC_HDGEN_BK1_29_L _PK_L_(0x1, 0x29) macro