Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_28_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4552 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
5084 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4496 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
5021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4552 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
5083 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6822 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6822 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4496 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
5021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6822 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
1821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
2841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
3869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
4889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_28_H), 0xFF, 0x02/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6822 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3140 #define REG_TC_HDGEN_BK1_28_H _PK_H_(0x1, 0x28) macro