Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_27_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4018 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4549 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
5081 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c281 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
806 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2385 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
3968 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
5018 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4018 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4549 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
5080 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2838 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
3866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6819 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2838 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
3866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6819 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c281 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
806 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2385 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
3968 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
5018 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2838 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
3866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6819 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
1818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x00/*ALL*/, },
2328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
2838 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x4f/*ALL*/, },
3352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
3866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
4886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_27_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6819 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3137 #define REG_TC_HDGEN_BK1_27_L _PK_L_(0x1, 0x27) macro