Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_26_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3481 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4547 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
5079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1858 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
3966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4491 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
5016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3481 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4547 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
5078 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2836 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
3864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6817 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2836 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
3864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6817 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1858 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
3966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4491 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
5016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2836 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
3864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6817 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
1816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x00/*ALL*/, },
2326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
2836 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x27/*ALL*/, },
3350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
3864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
4884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6817 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3135 #define REG_TC_HDGEN_BK1_26_L _PK_L_(0x1, 0x26) macro