Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_26_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4548 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
5080 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
5017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
819 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4548 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
5079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6818 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6818 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
5017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6818 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
1817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x00/*ALL*/, },
2327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
2837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
3865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
4885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_26_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6818 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3136 #define REG_TC_HDGEN_BK1_26_H _PK_H_(0x1, 0x26) macro