Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_24_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4544 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
5076 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c276 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3434 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
5013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4544 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
5075 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6814 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6814 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c276 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3434 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
5013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6814 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
1813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x00/*ALL*/, },
2323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
2833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
3861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
4881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_24_H), 0xFF, 0x60/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6814 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3132 #define REG_TC_HDGEN_BK1_24_H _PK_H_(0x1, 0x24) macro