Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_23_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4542 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
5074 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c274 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
5011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4542 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
5073 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1301 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6812 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1301 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6812 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c274 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
5011 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1301 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6812 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1301 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
1811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
2831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
3859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
4879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_23_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6812 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3130 #define REG_TC_HDGEN_BK1_23_H _PK_H_(0x1, 0x23) macro