Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_22_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1346 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4540 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
5072 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c272 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4484 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
5009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1346 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4540 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
5071 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6810 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6810 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c272 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4484 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
5009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6810 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
1809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
2829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
3857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
4877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_22_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6810 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3128 #define REG_TC_HDGEN_BK1_22_H _PK_H_(0x1, 0x22) macro