Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_20_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c276 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4536 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
5068 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1322 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
5005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c276 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4536 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
5067 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6806 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6806 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1322 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
5005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6806 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
1805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
2825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
3853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4363 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
4873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_20_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6806 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3124 #define REG_TC_HDGEN_BK1_20_H _PK_H_(0x1, 0x20) macro