Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_1F_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c273 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3467 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4533 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
5065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c265 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
790 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
3952 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4477 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
5002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c273 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
804 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3467 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4533 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
5064 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
3850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
4870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6803 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
3850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
4870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6803 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c265 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
790 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1844 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
3952 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4477 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
5002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
3850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
4870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6803 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xc0/*ALL*/, },
778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
1292 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xe0/*ALL*/, },
1802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
2822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
3336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
3850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0xff/*ALL*/, },
4360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
4870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6803 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3121 #define REG_TC_HDGEN_BK1_1F_L _PK_L_(0x1, 0x1F) macro