Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_1F_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c274 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4534 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
5066 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c266 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
791 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
3953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
5003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c274 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4534 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
5065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
3851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
4871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6804 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
3851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
4871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6804 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c266 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
791 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
3953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
5003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
3851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
4871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6804 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x0f/*ALL*/, },
779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
1293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
1803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
2823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
3337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
3851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x03/*ALL*/, },
4361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
4871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1F_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6804 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3122 #define REG_TC_HDGEN_BK1_1F_H _PK_H_(0x1, 0x1F) macro