Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_1D_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
800 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3998 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
5061 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c261 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
786 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4473 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
4998 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
800 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3998 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
5060 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
4866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6799 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
4866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6799 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c261 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
786 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4473 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
4998 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
4866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6799 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
1798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
2818 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
3332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
3846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x1f/*ALL*/, },
4356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
4866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6799 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3117 #define REG_TC_HDGEN_BK1_1D_L _PK_L_(0x1, 0x1D) macro