Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_1C_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2396 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4528 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
5060 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c260 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1839 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4472 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
4997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1334 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2396 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4528 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
5059 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
4865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6798 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
4865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6798 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c260 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1314 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1839 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4472 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
4997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
4865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6798 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
1287 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x10/*ALL*/, },
1797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
2817 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
3331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
3845 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x70/*ALL*/, },
4355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
4865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1C_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6798 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3116 #define REG_TC_HDGEN_BK1_1C_H _PK_H_(0x1, 0x1C) macro