Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_1B_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c266 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4526 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
5058 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c266 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
797 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4526 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
5057 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c261 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1795 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6796 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c261 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1795 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6796 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c261 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1795 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6796 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c261 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
1285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x02/*ALL*/, },
1795 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2305 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
2815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
3843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
4863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6796 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3114 #define REG_TC_HDGEN_BK1_1B_H _PK_H_(0x1, 0x1B) macro