Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_1A_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3992 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4523 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
5055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c255 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
780 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3942 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4467 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
4992 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1329 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3992 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4523 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
5054 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
768 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2812 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
4860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6793 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
768 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2812 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
4860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6793 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c255 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
780 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3942 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4467 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
4992 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
768 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2812 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
4860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6793 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x11/*ALL*/, },
768 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
1282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0e/*ALL*/, },
1792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
2812 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
3326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
3840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x0b/*ALL*/, },
4350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
4860 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6793 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3111 #define REG_TC_HDGEN_BK1_1A_L _PK_L_(0x1, 0x1A) macro