Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_1A_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
795 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4524 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
5056 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c256 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
795 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4524 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
5055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c259 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
769 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6794 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c259 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
769 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6794 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c256 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c259 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
769 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6794 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c259 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
769 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
1793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2303 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
2813 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
3841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
4861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_1A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6794 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3112 #define REG_TC_HDGEN_BK1_1A_H _PK_H_(0x1, 0x1A) macro