Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_16_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c256 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1322 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4516 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
5048 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c248 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c256 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1322 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4516 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
5047 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c251 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
761 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6786 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c251 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
761 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6786 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c248 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1302 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c251 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
761 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6786 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c251 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
761 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1275 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
1785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
2805 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3319 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
3833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
4853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_16_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6786 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3104 #define REG_TC_HDGEN_BK1_16_H _PK_H_(0x1, 0x16) macro