Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_15_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c254 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
5046 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c246 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1300 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
4983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c254 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
785 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1320 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
5045 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c249 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
759 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1273 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
4851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6784 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c249 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
759 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1273 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
4851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6784 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c246 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1300 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
4983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c249 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
759 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1273 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
4851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6784 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c249 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
759 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1273 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
1783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
2293 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
2803 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x06/*ALL*/, },
3317 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
3831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x00/*ALL*/, },
4341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
4851 { DRV_DAC_REG(REG_TC_HDGEN_BK1_15_H), 0xFF, 0x08/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6784 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3102 #define REG_TC_HDGEN_BK1_15_H _PK_H_(0x1, 0x15) macro