Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_14_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c252 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
5044 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
769 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1298 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
4981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c252 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
783 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
5043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c247 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
757 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
4849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6782 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c247 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
757 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
4849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6782 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
769 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1298 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
4981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c247 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
757 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
4849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6782 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c247 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
757 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1271 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
1781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
2291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
2801 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x71/*ALL*/, },
3315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
3829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x10/*ALL*/, },
4339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
4849 { DRV_DAC_REG(REG_TC_HDGEN_BK1_14_H), 0xFF, 0x70/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6782 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3100 #define REG_TC_HDGEN_BK1_14_H _PK_H_(0x1, 0x14) macro