Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_13_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c249 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
780 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4509 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
5041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c241 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
766 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c249 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
780 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4509 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
5040 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
754 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6779 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
754 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6779 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c241 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
766 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1295 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
754 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6779 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
754 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x1a/*ALL*/, },
1268 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x3f/*ALL*/, },
1778 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x20/*ALL*/, },
2288 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
2798 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x27/*ALL*/, },
3312 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
3826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
4846 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_L), 0xFF, 0x2b/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6779 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3097 #define REG_TC_HDGEN_BK1_13_L _PK_L_(0x1, 0x13) macro