Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_13_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c250 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
5042 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c242 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
767 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1296 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2346 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c250 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
781 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
5041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c245 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
755 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6780 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c245 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
755 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6780 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c242 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
767 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1296 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2346 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c245 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
755 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6780 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c245 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
755 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
1269 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
1779 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x03/*ALL*/, },
2289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
2799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
3827 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4337 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
4847 { DRV_DAC_REG(REG_TC_HDGEN_BK1_13_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6780 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3098 #define REG_TC_HDGEN_BK1_13_H _PK_H_(0x1, 0x13) macro