Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_10_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c245 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
776 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
1842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4505 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
5037 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c237 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
762 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8c/*ALL*/, },
1816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
4974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c245 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
776 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1311 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
1842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4505 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
5036 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c240 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8c/*ALL*/, },
750 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
1774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
4842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6773 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c240 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8c/*ALL*/, },
750 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
1774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
4842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6773 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c237 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
762 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1291 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8c/*ALL*/, },
1816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2341 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
4974 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c240 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8c/*ALL*/, },
750 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
1774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
4842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6773 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c240 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8c/*ALL*/, },
750 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
1264 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x8d/*ALL*/, },
1774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x0c/*ALL*/, },
2284 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
2794 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
3308 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
3822 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0xcc/*ALL*/, },
4332 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
4842 { DRV_DAC_REG(REG_TC_HDGEN_BK1_10_L), 0xFF, 0x4c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6773 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3091 #define REG_TC_HDGEN_BK1_10_L _PK_L_(0x1, 0x10) macro