Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_0D_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c243 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2902 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3972 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
5035 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c235 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
760 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4972 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c243 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
774 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1309 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2902 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3972 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
5034 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c238 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
748 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1262 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1772 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6767 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c238 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
748 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1262 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1772 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6767 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c235 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
760 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2339 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4972 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c238 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
748 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1262 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1772 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6767 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c238 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
748 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1262 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
1772 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2282 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
2792 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
3820 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
4840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6767 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3085 #define REG_TC_HDGEN_BK1_0D_L _PK_L_(0x1, 0x0D) macro