Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_0D_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
775 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
5036 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c236 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
761 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1290 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c244 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
775 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1310 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
5035 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c239 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
749 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6768 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c239 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
749 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6768 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c236 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
761 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1290 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1815 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c239 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
749 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6768 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c239 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
749 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1263 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
1773 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2283 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
2793 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3307 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
3821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
4841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_0D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6768 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3086 #define REG_TC_HDGEN_BK1_0D_H _PK_H_(0x1, 0x0D) macro