Home
last modified time | relevance | path

Searched refs:REG_TC_CLK_GEN_5D_H (Results 1 – 25 of 34) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c123 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
658 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1189 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1724 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2255 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2786 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3317 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3852 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4387 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4918 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c123 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
652 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1177 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1706 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2231 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2756 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3281 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3810 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4339 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4864 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c123 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
658 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1189 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1724 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2255 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2786 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3317 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3852 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4387 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4917 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c123 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
652 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1177 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
1706 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2231 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
2756 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3281 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
3810 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4339 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
4864 { DRV_DAC_REG(REG_TC_CLK_GEN_5D_H), 0x11, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
H A Dmdrv_dac_tbl.h933 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h556 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
H A Dmdrv_dac_tbl.h933 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h556 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
H A Dmdrv_dac_tbl.h933 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h556 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
H A Dmdrv_dac_tbl.h933 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
H A Dmdrv_dac_tbl.h933 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h556 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h558 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro
H A Dmdrv_dac_tbl.h933 #define REG_TC_CLK_GEN_5D_H (REG_TC_CLK_GEN_BASE + 0xBB) macro

12