Home
last modified time | relevance | path

Searched refs:REG_TC_CLK_GEN_58_H (Results 1 – 25 of 38) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
653 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1184 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1719 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
2250 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
2781 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
3312 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
3847 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
4382 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
4913 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
647 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1172 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1701 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
2226 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x08/*ALL*/, },
2751 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x08/*ALL*/, },
3276 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
3805 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
4334 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x04/*ALL*/, },
4859 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
653 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1184 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1719 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
2250 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
2781 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
3312 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
3847 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
4382 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
4912 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
632 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1142 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1656 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2166 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2676 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3186 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3700 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4214 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4724 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
632 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1142 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1656 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2166 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2676 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3186 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3700 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4214 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4724 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
647 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1172 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
1701 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
2226 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x08/*ALL*/, },
2751 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x08/*ALL*/, },
3276 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
3805 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x00/*ALL*/, },
4334 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x04/*ALL*/, },
4859 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1D, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
632 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1142 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1656 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2166 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2676 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3186 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3700 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4214 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4724 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c118 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
632 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1142 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
1656 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2166 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
2676 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3186 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
3700 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4214 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
4724 { DRV_DAC_REG(REG_TC_CLK_GEN_58_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
H A Dmdrv_dac_tbl.h923 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h546 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h546 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h546 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
H A Dmdrv_dac_tbl.h923 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h546 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h548 #define REG_TC_CLK_GEN_58_H (REG_TC_CLK_GEN_BASE + 0xB1) macro

12