Home
last modified time | relevance | path

Searched refs:REG_TC_CLK_GEN_0A_L (Results 1 – 25 of 38) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
651 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1182 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1717 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2248 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2779 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3310 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3845 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4380 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4911 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
645 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1170 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1699 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2224 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2749 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3274 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3803 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4332 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4857 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
651 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1182 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1717 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2248 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2779 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3310 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3845 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4380 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4911 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
645 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1170 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1699 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2224 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2749 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3274 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3803 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4332 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4857 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
630 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1140 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1654 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2164 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2674 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3184 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3698 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4212 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4722 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
630 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1140 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1654 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2164 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2674 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3184 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3698 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4212 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4722 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
630 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1140 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1654 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2164 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2674 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3184 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3698 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4212 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4722 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c116 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
630 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1140 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
1654 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x0C/*ALL*/, },
2164 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
2674 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x08/*ALL*/, },
3184 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
3698 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4212 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
4722 { DRV_DAC_REG(REG_TC_CLK_GEN_0A_L), 0x1C, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
H A Dmdrv_dac_tbl.h766 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h389 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h389 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h389 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
H A Dmdrv_dac_tbl.h766 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h389 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h391 #define REG_TC_CLK_GEN_0A_L (REG_TC_CLK_GEN_BASE + 0x14) macro

12