Home
last modified time | relevance | path

Searched refs:REG_SE_MAD_OFFSET_BASE_L (Results 1 – 25 of 45) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/audio/hal/maxim/audio/
H A DhalAUDIO.c2600 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x80, 0x00); //{0x112aa2, 0x80, 0x00}, //[7… in HAL_AUDIO_SwResetMAD()
2602 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x40, 0x40); //{0x112aa2, 0x40, 0x40}, //[6… in HAL_AUDIO_SwResetMAD()
2603 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x10, 0x00); //{0x112aa2, 0x10, 0x00}, //[4… in HAL_AUDIO_SwResetMAD()
7989 DDR_ADDR_TMP = HAL_AUDIO_ReadByte((REG_SE_MAD_OFFSET_BASE_L + 1)); // [7:0] in HAL_AUDIO_GetDDRInfo()
8013 DDR_ADDR_TMP = HAL_AUDIO_ReadByte((REG_SE_MAD_OFFSET_BASE_L + 1)); // [7:0] in HAL_AUDIO_GetDDRInfo()
15818 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x80, 0x00); //{0x112aa2, 0x80, 0x00}, //[7… in HAL_AUDIO_SetEDIDOutputInterface()
15820 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x40, 0x40); //{0x112aa2, 0x40, 0x40}, //[6… in HAL_AUDIO_SetEDIDOutputInterface()
15821 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x10, 0x00); //{0x112aa2, 0x10, 0x00}, //[4… in HAL_AUDIO_SetEDIDOutputInterface()
15828 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x80, 0x00); //{0x112aa2, 0x80, 0x00}, //[7… in HAL_AUDIO_SetEDIDOutputInterface()
15830 …HAL_AUDIO_WriteMaskByte(REG_SE_MAD_OFFSET_BASE_L, 0x40, 0x40); //{0x112aa2, 0x40, 0x40}, //[6… in HAL_AUDIO_SetEDIDOutputInterface()
[all …]
H A DhalMAD2.c264 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
H A DregAUDIO.h235 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
/utopia/UTPA2-700.0.x/modules/audio/hal/messi/audio/
H A DregAUDIO.h233 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
H A DhalMAD2.c215 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/mainz/audio/
H A DregAUDIO.h233 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
H A DhalMAD2.c215 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/mustang/audio/
H A DregAUDIO.h235 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
/utopia/UTPA2-700.0.x/modules/audio/hal/M7821/audio/
H A DregAUDIO.h235 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
H A DhalMAD2.c252 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/maldives/audio/
H A DregAUDIO.h234 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
H A DhalMAD2.c244 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/mooney/audio/
H A DregAUDIO.h234 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
H A DhalMAD2.c236 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/maserati/audio/
H A DregAUDIO.h235 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
H A DhalMAD2.c252 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/macan/audio/
H A DregAUDIO.h233 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
/utopia/UTPA2-700.0.x/modules/audio/hal/manhattan/audio/
H A DregAUDIO.h233 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
/utopia/UTPA2-700.0.x/modules/audio/hal/curry/audio/
H A DhalMAD2.c238 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/M7621/audio/
H A DhalMAD2.c264 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
H A DregAUDIO.h235 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
/utopia/UTPA2-700.0.x/modules/audio/hal/kano/audio/
H A DhalMAD2.c243 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
H A DregAUDIO.h232 #define REG_SE_MAD_OFFSET_BASE_L 0x2AA2 macro
/utopia/UTPA2-700.0.x/modules/audio/hal/k6lite/audio/
H A DhalMAD2.c243 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()
/utopia/UTPA2-700.0.x/modules/audio/hal/k6/audio/
H A DhalMAD2.c243 …HAL_AUDIO_WriteMaskByte((REG_SE_MAD_OFFSET_BASE_L + 1), 0xFF, (MS_U8)(SE_DSP_DDR_ADDR_LINE_BASE & … in HAL_MAD2_SetMemInfo()

12