Home
last modified time | relevance | path

Searched refs:REG_SC_BK90_50_L (Results 1 – 17 of 17) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_dip.c716 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
718 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_dip.c868 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
870 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_dip.c827 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
829 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_dip.c829 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
831 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_dip.c749 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
751 SC_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_dip.c1267 DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
1269 … DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_dip.c1268 DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
1270 … DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_dip.c1268 DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
1270 … DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_dip.c1268 DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
1270 … DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_dip.c1459 DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
1461 … DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_dip.c1514 DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, BIT(12), BIT(12)); in HAL_XC_DIP_Init()
1516 … DIP_W2BYTEMSK(0, REG_SC_BK90_50_L, E_XC_DIP_OP2<<8, BMASK(9:8));// Set to with osd for DIP select in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h19253 #define REG_SC_BK90_50_L _PK_L_(0x90, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/include/
H A Dcolor_reg.h19394 #define REG_SC_BK90_50_L _PK_L_(0x90, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/include/
H A Dcolor_reg.h20702 #define REG_SC_BK90_50_L _PK_L_(0x90, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/include/
H A Dcolor_reg.h20702 #define REG_SC_BK90_50_L _PK_L_(0x90, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/include/
H A Dcolor_reg.h21215 #define REG_SC_BK90_50_L _PK_L_(0x90, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/M7621/pq/include/
H A Dcolor_reg.h21215 #define REG_SC_BK90_50_L _PK_L_(0x90, 0x50) macro