Home
last modified time | relevance | path

Searched refs:REG_SC_BK3C_40_L (Results 1 – 14 of 14) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_dip.c1852 SC_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_dip.c1832 SC_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_dip.c1927 SC_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_dip.c2107 SC_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_dip.c2233 SC_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_dip.c2235 SC_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_dip.c1986 SC_W4BYTE(0, REG_SC_BK3C_40_L, u64_result); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_dip.c2622 DIP_W4BYTE(0, REG_SC_BK3C_40_L, u64_result); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_dip.c2577 DIP_W4BYTE(0, REG_SC_BK3C_40_L, u64_result); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_dip.c2623 DIP_W4BYTE(0, REG_SC_BK3C_40_L, u64_result); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_dip.c2577 DIP_W4BYTE(0, REG_SC_BK3C_40_L, u64_result); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_dip.c2777 DIP_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_dip.c2972 DIP_W4BYTE(0, REG_SC_BK3C_40_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase1()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h11780 #define REG_SC_BK3C_40_L _PK_L_(0x3C, 0x40) macro